It's not possible to use a `define macro within a string literal. According to the SystemVerilog LRM: Macro substitution and argument ... ... <看更多>

You can make a macro to do this instead of a task `define debug_message(Var,Value) \ begin \ Var = Value; \ $display("The variable name is ... ... <看更多>

... <看更多>

return string(suffix). } // writeSymbols defines all of an AST's symbols as Verilog constants. func (a *ASTNode) writeSymbols(w io.Writer, p *Parameters) {. ... <看更多>

Variables and functions should be defined into object , class , function . ... object MyTopLevelMain{ def main(args: Array[String]) { println("Hello world") } ... ... <看更多>